6.004 Computation Structures Spring 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.

Memory hierarchy

Problem 1. The following is a sequence of address references given as word addresses:

2,3,11,16,21,13,64,48,19,11,3,22,4,27,6,11

- A. The Show the hits and misses and final cache contents for a fully associative cache with one-word blocks and a total size of 16 words. Assume LRU replacement.
- B. ★ Show the hits and misses and final cache contents for a fully associative cache with *four*-word blocks and a total size of 16 words. Assume LRU replacement.

Problem 2. Cache multiple choice:

- A. The function of the following cache misses stalls the processor for an additional five cycles, which of the following cache hit rates comes closest to achieving an average memory access of 2 cycles?
 - (A) 75%
 - (B) 80%
 - (C) 83%
 - (D) 86%
 - (E) 98%

B. \star LRU is an effective cache replacement strategy primarily because programs

- (A) exhibit locality of reference
- (B) usually have small working sets
- (C) read data much more frequently than write data

C. \star If increasing the block size of a cache improves performance it is primarily because programs

- (A) exhibit locality of reference
- (B) usually have small working sets
- (\mathbf{C}) read data much more frequently than write data

D. \star Consider the following program:

```
integer A[1000];
for i = 1 to 1000
  for j = 1 to 1000
      A[i] = A[i] + 1
```

When the above program is compiled with all compiler optimizations turned off and run on a processor with a 1K byte fully-associative write-back data cache with 4-word cache blocks, what is the approximate data cache miss rate? (Assume integers are one word long and a word is 4 bytes.)

(A) 0.0125%
(B) 0.05%
(C) 0.1%
(D) 5%
(E) 12.5%

E. The anon-pipelined single-cycle-per-instruction processor with an instruction cache, the average instruction cache miss rate is 5%. It takes 8 clock cycles to fetch a cache line from the main memory. Disregarding data cache misses, what is the approximate average CPI (cycles per instruction)?

(A) 0.45
(B) 0.714
(C) 1.4
(D) 1.8
(E) 2.22

<u>Problem 3.</u> A student has miswired the address lines going to the memory of an unpipelined BETA. The wires in question carry a 30-bit word address to the memory subsystem, and the hapless student has in fact reversed the order of all 30 address bits. Much to his surprise, the machine continues to work perfectly.

- A. Explain why the miswiring doesn't affect the operation of the machine.
- B. The student now replaces the memory in his miswired BETA with a supposedly higher performance unit that contains both a fast fully associative cache and the same memory as before. The reversed wiring still exists between the BETA and this new unit. To his surprise, the new unit does not significantly improve the performance of his machine. In desperation, the student

then fixes the reversal of his address lines and the machine's performance improves tremendously. Explain why this happens.


<u>Problem 4.</u> For this problem, assume that you have a processor with a cache connected to main memory via a bus. A successful cache access by the processor (a hit) takes 1 cycle. After an unsuccessful cache access (a miss), an entire cache block must be fetched from main memory over the bus. The fetch is not initiated until the cycle following the miss. A bus transaction consists of one cycle to send the address to memory, four cycles of idle time for main-memory access, and then one cycle to transfer each word in the block from main memory to the cache. Assume that the processor continues execution only after the last word of the block has arrived. In other words, if the block size is B words (at 32 bits/word), a cache miss will cost 1 + 1 + 4 + B cycles. The following table gives the average cache miss rates of a 1 Mbyte cache for various block sizes:

Block size (B)	Miss ratio (m), %
1	3.4
4	1.1
8	0.43
16	0.28
32	0.19

- A. The Write an expression for the average memory access time for a 1-Mbyte cache and a B-word block size (in terms of the miss ratio m and B).
- B. The What block size yields the best average memory access time?
- C. If bus contention adds three cycles to the main-memory access time, which block size yields the best average memory access time?
- D. If bus width is quadrupled to 128 bits, reducing the time spent in the transfer portion of a bus transaction to 25% of its previous value, what is the optimal block size? Assume that a minimum one transfer cycle is needed and don't include the contention cycles introduced in part (C).

<u>Problem 5.</u> You are designing a controller for a tiny cache that is fully associative but has only three words in it. The cache has an LRU replacement policy. A reference record module (RRM) monitors references to the cache and always outputs the binary value 1, 2, or 3 on two output signals to indicate the least recently used cache entry. The RRM has two signal inputs, which can encode the number 0

(meaning no cache reference is occurring) or 1, 2, or 3 (indicating a reference to the corresponding word in the cache).



- A. What hit ratio will this cache achieve if faced with a repeating string of references to the following addresses: 100, 200, 104, 204, 200?
- B. The RRM can be implemented as a finite-state machine. How many states does the RRM need to have? Why?
- C. How many state bits does the RRM need to have?
- D. Draw a state-transition diagram for the RRM.
- E. Consider building an RRM for a 15-word fully associative cache. Write a mathematical expression for the number of bits in the ROM required in a ROM-and-register implementation of this RRM. (You need not calculate the numerical answer.)
- F. Is it feasible to build the 15-word RRM above using a ROM and register in today's technology? Explain why or why not.