6.012 - Microelectronic Devices and Circuits

Lecture 13 - Linear Equivalent Circuits - Outline

- Announcements

Exam Two - Coming next week, Nov. 5, 7:30-9:30 p.m.

- Review - Sub-threshold operation of MOSFETs
- Review - Large signal models, w. charge stores
p-n diode, BJT, MOSFET (sub-threshold and strong inversion)
- Small signal models; linear equivalent circuits

General two, three, and four terminal devices
pn diodes: Linearizing the exponential diode Adding linearized charge stores

BJTs: Linearizing the F.A.R. $\beta$-model Adding linearized charge stores

MOSFETs: Linearized strong inversion model Linearized sub-threshold model Adding linearized charge stores

## Sub-threshold Operation of MOSFETs, cont.

- The barrier at the $\mathrm{n}^{+}-\mathrm{p}$ junction is lowered near the oxide-Si interface for any $\mathrm{v}_{\mathrm{GS}}>\mathrm{V}_{\mathrm{FB}}$.
- The barrier is lowered by $\phi(x)-\phi_{p}$ for $0<x<X_{D}$.

- The barrier lowering (effective forward bias) (1) is controlled by $\mathrm{v}_{\mathrm{GS}}$, and (2) decreases quickly with $\mathbf{x}$.

$$
\begin{aligned}
& \mathrm{V}_{\mathrm{BE}, \mathrm{eff}}(\mathrm{x}) \\
& \quad=\left[\phi(\mathrm{x})-\phi_{\mathrm{p}}\right]
\end{aligned}
$$

## Sub-threshold Operation of MOSFETs, cont.

- To calculate $i_{D}$, we first find the current in each $d x$ thick slab:


$$
d i_{D}(x)=q D_{e} \frac{n^{\prime}(x, 0)-n^{\prime}(x, L)}{L} W d x \approx \frac{W}{L} D_{e} q n_{i}\left(1-e^{\left.-q v_{D S} / k T\right)}\right) e^{q \phi\left(x, v_{G S}\right) / k T} d x
$$

## Sub-threshold Operation of MOSFETs, cont.

- Integrating this from $x=0$ to $x=x_{D}$ using the approximate value for the integral derived in Lecture 9, and approximating the relationship between $\Delta \phi(0)$ and $\Delta v_{G S}$ as linear, i.e. $\Delta \phi(0) \approx \Delta v_{G S} / n$,

$$
\begin{aligned}
& \text { we arrived at: } \\
& \qquad i_{D, s-t}\left(v_{G S}, v_{D S}, 0\right) \approx \frac{W}{L} \mu_{e} C_{o x}^{*}\left(\frac{k T}{q}\right)^{2}[n-1] e^{q\left\{v_{G S}-V_{T}\right\} / n k T}\left(1-e^{-q v_{D S} / k T}\right)
\end{aligned}
$$

where

$$
n \approx\left\{1+\frac{1}{C_{o x}^{*}} \sqrt{\frac{\varepsilon_{s i} q N_{A}}{2\left[-2 \phi_{p}\right]}}\right\}=\alpha
$$

## Variations on this form:

It is common to see $i_{D, s-t}$ written using the factors $K$ and $\gamma$ we defined earlier, and with $k T / q$ replaced by $V_{t}$, the thermal voltage, and [ $n-1$ ] replaced in the pre-factor. Written this way, we have:

$$
i_{D, s-t}\left(v_{G S}, v_{D S}, 0\right) \approx K V_{t}^{2} \frac{\gamma}{2 \sqrt{\left[-2 \phi_{p}\right]}} e^{\left\{v_{G S}-V_{T}\right\} / n V_{t}}\left(1-e^{-v_{D S} / V_{t}}\right)
$$

with

$$
\begin{aligned}
& \text { th } \\
& , 10 / 27 / 09
\end{aligned}{\frac{\sqrt{2 \varepsilon_{s i} q N_{A}}}{C_{o x}^{*}}, \quad K \equiv \frac{W}{L} \mu_{e} C_{o x}^{*}, \quad n\left(v_{B S}\right) \approx\left\{1+\frac{\gamma}{2 \sqrt{\left[-2 \phi_{p}-v_{B S}\right]}}\right\}_{\text {Lecture 13 - Slide 4 }}}
$$

## Sub-threshold Output Characteristic

- We plot a family of $i_{D}$ vs $v_{D S}$ curves with $\left(v_{G S}-V_{T}\right)$ as the family variable, after first defining the sub-threshold diode saturation current, $\mathrm{I}_{\mathrm{s}, \mathrm{s}-\mathrm{t}}$ :

$$
I_{S, s-t} \equiv K V_{t}^{2} \frac{\gamma}{2 \sqrt{\left[-2 \phi_{p}\right]}}=K V_{t}^{2}[n-1]
$$



## Large Signal Model for MOSFET Operating Sub-threshold

- The large signal model for a MOSFET operating in the weak inversion or sub-threshold region looks the same model as that for a device operating in strong inversion $\left(\mathrm{v}_{\mathrm{GS}}>\mathrm{V}_{\mathrm{T}}\right)$ EXCEPT there is a different equation relating $i_{D}$ to $v_{G S}, v_{D S}$, and $v_{B S}$ :

We will limit our model to $v_{G S} \leq V_{T}, v_{D S}>3 V_{t}$ and $v_{B S}=0$.


Large signal models with charge stores:

$q_{A B}$ : Excess carriers on p-side plus excess carriers on $n$-side plus junction depletion charge.

BJT: npn (in F.A.R.)

$q_{B E}$ : Excess carriers in base plus E-B junction depletion charge $q_{B C}$ : C-B junction depletion charge
$\mathrm{q}_{\mathrm{G}}$ : Gate charge; a function of $\mathrm{v}_{\mathrm{GS}}$, $v_{\mathrm{DS}}$, and $\mathrm{v}_{\mathrm{BS}}$.
$q_{D B}: D-B$ junction depletion charge $\mathrm{q}_{\mathrm{sB}}$ : S-B junction depletion charge

## Signal notation:

A transistor circuit, whether digital or analog, is typically connected to several DC power supplies that establish the desired DC "bias" currents and voltages throughout it. It also typically has one or more time varying input signals that result in time varying currents and voltages (one of which is the desired output of the circuit) being added to the DC bias currents and voltages.
Each voltage and current in such a circuit thus has a DC bias portion and a signal portion, which add to make the total. We use the following notation to identify these components and the total:

Total: lower-case letter and uppercase subscript.


## DC Bias Values:

To construct linear amplifiers and other linear signal processing circuits from non-linear electronic devices we must use regions in the non-linear characteristics that are locally linear over useful current and voltage ranges, and operate there.
To accomplish this we must design the circuit so that the DC voltages and currents throughout it "bias" all the devices in the circuit into their desired regions, e.g. yield the proper bias currents and voltages:

$$
I_{A}, I_{B}, I_{C}, I_{D}, \text { etc. and } V_{A G}, V_{B G}, V_{C G}, V_{D G} \text {, etc. }
$$

This design is done with the signal inputs set to zero and using the large signal static device models we have developed for the non-linear devices we studied: diodes, BJTs, MOSFETs.
Working with these models to get the bias values, though not onerous, can be tedious. It is not something we want to have to do to find voltages and currents when the signal inputs are applied. Instead we use linear equivalent circuits.

## Linear equivalent circuits:

After biasing each non-linear devices at the proper point the signal currents and voltages throughout the circuit will be linearly related for small enough input signals. To calculate how they are related, we make use of the linear equivalent circuit (LEC) of our circuit.
The LEC of any circuit is a combination of linear circuit elements (resistors, capacitors, inductors, and dependent sources) that correctly models and predicts the first-order changes in the currents and voltages throughout the circuit when the input signals change.
A circuit model that represents the proper first order linear relationships between the signal currents and voltages in a non-linear device is call an LEC for that device.
Our next objective is to develop LECs for each of the nonlinear devices we have studied: diodes, BJTs biased in their forward active region (FAR), and MOSFETs biased in their sub-threshold and strong inversion FARs.

## Creating a linear equivalent circuit, LEC:

Consider a device with three terminals, $\mathrm{X}, \mathrm{Y}$, and Z :


Suppose, as is our situation with the large signal device models we have developed in 6.012, that we have expressions for the currents into terminals X and Y in terms of the voltages $\mathrm{v}_{\mathrm{xz}}$ and $\mathrm{v}_{\mathrm{YZ}}$ :

$$
i_{X}\left(v_{X Z}, v_{Y Z}\right) \text { and } i_{Y}\left(v_{X Z}, v_{Y Z}\right)
$$

and that we similarly have expressions for the charge stores associated with terminals $\mathbf{X}$ and Y :

$$
q_{X}\left(v_{X Z}, v_{Y Z}\right) \text { and } q_{Y}\left(v_{X Z}, v_{Y Z}\right)
$$

## Creating an LEC, cont.:

We begin with our static model expressions for the terminal characteristics, and write a Taylor's series expansion of them about a bias point, $Q$, defined as a specific set of $v_{X Z}$ and $\mathrm{v}_{\mathrm{YZ}}$ that we write, using our notation, as $\mathrm{V}_{\mathrm{XZ}}$ and $\mathrm{V}_{\mathrm{YZ}}$

For example, for the current into terminal $X$ we have:

$$
\begin{aligned}
& i_{X}\left(v_{X Z}, v_{Y Z}\right)=i_{X}\left(V_{X Z}, V_{Y Z}\right)+\left.\frac{\partial i_{X}}{\partial v_{X Z}}\right|_{Q}\left(v_{X Z}-V_{X Z}\right)+\left.\frac{\partial i_{X}}{\partial v_{Y Z}}\right|_{Q}\left(v_{Y Z}-V_{Y Z}\right)+\left.\frac{1}{2} \frac{\partial^{2} i_{X}}{\partial v_{X Z}^{2}}\right|_{Q}\left(v_{X Z}-V_{X Z}\right)^{2} \\
& \quad+\left.\frac{1}{2} \frac{\partial^{2} i_{X}}{\partial v_{Y Z}^{2}}\right|_{Q}\left(v_{Y Z}-V_{Y Z}\right)^{2}+\left.\frac{1}{2} \frac{\partial^{2} i_{X}}{\partial v_{X Z} \partial v_{Y Z}}\right|_{Q}\left(v_{X Z}-V_{X Z}\right)\left(v_{Y Z}-V_{Y Z}\right)+\text { even higher order terms }
\end{aligned}
$$

For sufficiently small* $\left(v_{x z}-V_{x z}\right)$ and $\left(v_{Y z}-V_{Y z}\right)$, the second and higher order terms are negligible, and we have:

$$
\begin{aligned}
& i_{X}\left(v_{X Z}, v_{Y Z}\right) \approx \underbrace{i_{X}\left(V_{X Z}, V_{Y Z}\right)}_{\left[v_{X Z}-V_{X Z}\right] \equiv v_{x Z}}+\left.\frac{\partial i_{X}}{\partial v_{X Z}}\right|_{Q} \underbrace{\left(v_{X Z}-V_{X Z}\right)}_{\left[v_{Y Z}-V_{Y Z}\right] \equiv v_{y Z}}+\left.\frac{\partial i_{X}}{\partial v_{Y Z}}\right|_{Q} ^{\left(v_{Y Z}-V_{Y Z}\right)} \\
& i_{X}\left(V_{X Z}, V_{Y Z}\right)=I_{X}\left(V_{X Z}, V_{Y Z}\right)
\end{aligned}
$$

## Creating an LEC, cont.:

So far we have:

$$
\underbrace{\left.\frac{v_{V}}{\partial v_{Y Z}}\right|_{Q} \equiv g_{r}}_{\left.\left.\left.\left[i_{X}-I_{X}\right] \equiv i_{x} \quad \frac{\partial i_{X}}{\partial v_{X Z}}\right|_{Q} ^{i_{X}\left(v_{X Z}, v_{Y Z}\right)-I_{X}\left(V_{X Z}, V_{Y Z}\right)} \approx \frac{\partial i_{X}}{\partial v_{X Z}}\right|_{Q}\right|_{Q Z}+\left.\frac{\partial i_{X}}{\partial v_{Y Z}}\right|_{Q} v_{y Z}}
$$

Replacing the partial derivatives with the conductances we have defined, gives us our working form of the linear equation relating the incremental variables:

$$
i_{x} \approx g_{i} v_{x z}+g_{r} v_{y z}
$$

Doing the same for $\mathrm{i}_{\mathrm{Y}}$, we arrive at

$$
i_{y} \approx g_{f} v_{x z}+g_{o} v_{y z} \quad \text { where }\left.\left.\quad g_{f} \equiv \frac{\partial i_{Y}}{\partial v_{X Z}}\right|_{Q} \quad g_{o} \equiv \frac{\partial i_{Y}}{\partial v_{Y Z}}\right|_{Q}
$$

A circuit matching these relationships is seen below:


## Creating an LEC, cont.:

This linear equivalent circuit is only good at low frequencies:


To handle high frequency signals, we linearize the charge stores' dependencies on voltage also.


Their LECs are linear capacitors:

$$
\left.\left.\left.\frac{\partial q_{X}}{\partial v_{X Z}}\right|_{Q} \equiv C_{x z} \quad \frac{\partial q_{Y}}{\partial v_{Y Z}}\right|_{Q} \equiv C_{y z} \quad \frac{\partial q_{X}}{\partial v_{X Y}}\right|_{Q} \equiv C_{x y} \quad\left(=\left.\frac{\partial q_{Y}}{\partial v_{Y X}}\right|_{Q}\right)
$$

## Creating an LEC, cont.:

Adding these to the model yields:


Two important points:
\#1 - All of the elements in this LEC depend on the bias point, Q:
$g_{i}=\left.\frac{\partial i_{X}}{\partial v_{X Z}}\right|_{Q}, g_{r}=\left.\frac{\partial i_{X}}{\partial v_{Y Z}}\right|_{Q}, g_{f}=\left.\frac{\partial i_{Y}}{\partial v_{X Z}}\right|_{Q}, g_{o}=\left.\frac{\partial i_{Y}}{\partial v_{Y Z}}\right|_{Q}, C_{x z}=\left.\frac{\partial q_{X}}{\partial v_{X Z}}\right|_{Q}, C_{x y}=\left.\frac{\partial q_{X}}{\partial v_{X Y}}\right|_{Q}, C_{y z}=\left.\frac{\partial q_{Y}}{\partial v_{Y Z}}\right|_{Q}$
\#2 - The device-specific nature of an LEC is manifested in the dependences of the element values on the bias currents and voltages, rather than in the topology of the LEC. Thus, different devices may have LECs that look the same. (For example, the BJ and FET LECs may look similar, but some of the elements depend much differently on the bias point values.)

## Linear equivalent circuit (LEC) for p-n diodes (low f):

We begin with the static model for the terminal characteristics:

$$
i_{D}\left(v_{A B}\right)=I_{S}\left[e^{q V_{A B} / k T}-1\right]
$$

Linearizing $\mathrm{i}_{\mathrm{D}}$ about $\mathrm{V}_{\mathrm{AB}}$, which we will denote by $\mathbf{Q}$ (for quiescent bias point):

$$
i_{D}\left(v_{A B}\right) \approx i_{D}\left(V_{A B}\right)+\left.\frac{\partial i_{D}}{\partial v_{A B}}\right|_{Q}\left[v_{A B}-V_{A B}\right]
$$



We define the equivalent incremental conductance of the diode, $g_{d}$,

$$
\left.g_{d} \equiv \frac{\partial i_{D}}{\partial v_{A B}}\right|_{Q}=\frac{q}{k T} I_{S} e^{q V_{A B} / k T} \approx \frac{q I_{D}}{k T}
$$

and we use our notation to write:

$$
I_{D}=i_{D}\left(V_{A B}\right), \quad i_{d}=\left[i_{D}-I_{D}\right], \quad v_{a b}=\left[v_{A B}-V_{A B}\right]
$$

ending up with

$$
i_{d}=g_{d} v_{a b}
$$



The corresponding LEC is shown at right:

## LEC for p-n diodes (high f):

At high frequencies we must include the charge store, $q_{A B}$, and linearize its two components*:

$$
q_{A B}=q_{D P}+q_{Q N R, p-\text { side }}
$$

Depletion layer charge store, $q_{D P}$, and its linear equivalent capacitance, $\mathrm{C}_{\mathrm{dp}}$ :

$$
\begin{aligned}
& q_{D P}\left(v_{A B}\right)=-A q N_{A p} x_{p}\left(v_{A B}\right) \approx-A \sqrt{2 q \varepsilon_{S i} N_{A p}\left(\phi_{b}-v_{A B}\right)} \\
& \left.C_{d p}\left(V_{A B}\right) \equiv \frac{\partial q_{D P}}{\partial v_{A B}}\right|_{Q}=A \sqrt{\frac{q \varepsilon_{S i} N_{A p}}{2\left(\phi_{b}-V_{A B}\right)}}
\end{aligned}
$$

Diffusion charge store, $q_{\text {Qne,p-side }}$, and its linear equivalent capacitance, $\mathrm{C}_{\mathrm{df}}$ :

$$
\begin{aligned}
& q_{Q N R, p-\text { side }}\left(v_{A B}\right)=\frac{i_{D}\left[w_{p}-x_{p}\right]^{2}}{2 D_{e}} \\
& \left.C_{d f}\left(V_{A B}\right) \equiv \frac{\partial q_{Q N R, p-s i d e}}{\partial v_{A B}}\right|_{Q}=\frac{q I_{D}}{k T} \frac{\left[w_{p}-x_{p}\right]^{2}}{2 D_{e}}=g_{d} \tau_{d} \quad \text { with } \quad \tau_{d} \equiv \frac{\left[w_{p}-x_{p}\right]^{2}}{2 D_{e}}
\end{aligned}
$$

## Linear equivalent circuit for BJTs in FAR (low f):

In the forward active region, our static model says:

$$
\begin{aligned}
& i_{B}\left(v_{B E}, v_{C E}\right)=I_{B S}\left[e^{q v_{B E} / k T}-1\right] \\
& i_{C}\left(v_{B E}, v_{C E}\right)=\beta_{o}\left[1+\lambda v_{C E}\right] i_{B}\left(v_{B E}, v_{C E}\right)=\beta_{o} I_{B S}\left[e^{q v_{B E} / k T}-1\right]\left[1+\lambda v_{C E}\right]
\end{aligned}
$$

We begin by linearizing $\mathrm{i}_{\mathrm{c}}$ about Q :

$$
i_{c}\left(v_{b e}, v_{c e}\right)=\left.\frac{\partial i_{C}}{\partial v_{B E}}\right|_{Q} v_{b e}+\left.\frac{\partial i_{C}}{\partial v_{C E}}\right|_{Q} v_{c e}=g_{m} v_{b e}+g_{o} v_{c e}
$$

We introduced the transconductance, $\mathrm{g}_{\mathrm{m}}$, and the output conductance, $g_{0}$, defined as:

$$
\left.\left.g_{m} \equiv \frac{\partial i_{C}}{\partial v_{B E}}\right|_{Q} \quad g_{o} \equiv \frac{\partial i_{C}}{\partial v_{C E}}\right|_{Q}
$$

Evaluating these partial derivatives using our expression for $\mathrm{i}_{\mathrm{C}}$, we find:

$$
\begin{aligned}
& g_{m}=\frac{q}{k T} \beta_{o} I_{B S} e^{q V_{E E} / k T}\left[1+\lambda V_{C E}\right] \approx \frac{q I_{C}}{k T} \\
& g_{o}=\beta_{o} I_{B S}\left[e^{q V_{E E} / k T}+1\right] \lambda \approx \lambda I_{C}\left(\text { or } \approx \frac{I_{C}}{V_{A}}\right)
\end{aligned}
$$

## LEC for BJTs (low f), cont.:

Turning next to $\mathrm{i}_{\mathrm{B}}$, we note it only depends on $\mathrm{v}_{\mathrm{BE}}$ so we have:

$$
i_{b}\left(v_{b e}\right)=\left.\frac{\partial i_{B}}{\partial v_{B E}}\right|_{Q} v_{b e}=g_{\pi} v_{b e}
$$

The input conductance, $g_{\pi}$, is defined as:

$$
\left.g_{\pi} \equiv \frac{\partial i_{B}}{\partial v_{B E}}\right|_{Q}
$$

(Notice that we do not define $g_{\pi}$ as $\mathrm{ql}_{\mathrm{B}} / \mathrm{kT}$ )

To evaluate $\mathrm{g}_{\pi}$ we do not use our expression for $\mathrm{i}_{\mathrm{B}}$, but instead use $\mathrm{i}_{\mathrm{B}}=\mathrm{i}_{\mathrm{C}} / \beta_{0}$ :

$$
\left.\underline{g_{\pi}} \equiv \frac{\partial i_{B}}{\partial v_{B E}}\right|_{Q}=\left.\frac{1}{\beta_{o}} \frac{\partial i_{C}}{\partial v_{B E}}\right|_{Q}=\frac{g_{m}}{\beta_{o}}=\frac{q I_{C}}{k T \beta_{o}}
$$

Representing this as a circuit we have:

(Notice that $\mathbf{v}_{\mathrm{be}}$ is also called $\mathbf{v}_{\boldsymbol{\pi}}$ )

## LEC for BJTs (high f):

To extend the model to high frequency we linearize the charge stores associated with the junctions and add them.

The base-collector junction is reverse biased so the charge associated with it, $\mathrm{q}_{\mathrm{BC}}$, is the depletion region charge. The corresponding capacitance is labeled $\mathrm{C}_{\mu}$.

$q_{B C}\left(v_{B C}\right) \approx-\left.A \sqrt{2 q \varepsilon_{S i}\left[\phi_{b, B C}-v_{B C}\right] N_{D C}} \quad C_{\mu}\left(V_{B C}\right) \equiv \frac{\partial q_{B C}}{\partial v_{B C}}\right|_{Q}=A \sqrt{\frac{q \varepsilon_{S i} N_{D C}}{2\left[\phi_{b}-V_{B C}\right]}}$
The base-emitter junction is forward biased and its dominant charge store is the excess charge injected into the base; the base-emitter depletion charge store less important.

$$
q_{B E}\left(v_{B E}\right) \approx A q n_{i}^{2} \frac{D_{e}}{N_{A B} w_{B, e \text { eff }}}\left[e^{q V_{B E} / k T}-1\right] \approx \frac{w_{B, e \text { eff }}^{2}}{2 D_{e}} i_{C}\left(v_{B E}\right)
$$

The linear equivalent capacitance is labeled $\mathrm{C}_{\pi}$.

## LEC for BJTs (high f), cont:

$C_{\pi}$ can be written in terms of $g_{m}$ and $\tau_{b}$ :

$$
\left.C_{\pi}\left(V_{B E}\right) \equiv \frac{\partial q_{B E}}{\partial v_{B E}}\right|_{Q} \approx \frac{w_{B, e f f}^{2}}{2 D_{e}} \frac{q I_{C}}{k T}=g_{m} \tau_{b} \quad \tau_{b} \equiv \frac{w_{B, e f f}^{2}}{2 D_{e}}
$$

Adding $\mathrm{C}_{\pi}$ and $\mathrm{C}_{\mu}$ to our BJT low frequency LEC we get the full BJT LEC:


## LEC for MOSFETs in saturation (low f):

In saturation, our static model is:

$$
\begin{aligned}
i_{G}\left(v_{G S}, v_{D S}, v_{B S}\right) & =0 \quad i_{B}\left(v_{G S}, v_{D S}, v_{B S}\right) \approx 0 \\
i_{D}\left(v_{G S}, v_{D S}, v_{B S}\right) & =\frac{K}{2 \alpha}\left[v_{G S}-V_{T}\left(v_{B S}\right)\right]^{2}\left[1+\lambda\left(v_{D S}-V_{D S, s a t}\right)\right] \\
\text { with } \quad K & \equiv \frac{W}{L} \mu_{e} C_{o x}^{*} \quad \text { and } \quad V_{T}=V_{T o}+\gamma\left(\sqrt{\left|2 \phi_{p-S i}\right|-v_{B S}}-\sqrt{2 \phi_{p-S i} \mid}\right)
\end{aligned}
$$

Note that because $i_{G}$ and $i_{B}$ are zero they are already linear, and we can focus on $i_{D}$. Linearizing $i_{D}$ about $Q$ we have:

$$
\begin{aligned}
i_{d}\left(v_{g s}, v_{d s}, v_{b s}\right)= & \left.\frac{\partial i_{D}}{\partial v_{G S}}\right|_{Q} v_{g s}+\left.\frac{\partial i_{D}}{\partial v_{D S}}\right|_{Q} v_{d s}+\left.\frac{\partial i_{D}}{\partial v_{B S}}\right|_{Q} v_{b s} \\
& =g_{m} v_{g s}+g_{o} v_{d s}+g_{m b} v_{b s}
\end{aligned}
$$

We have introduced the transconductance, $g_{m}$, output conductance, $g_{0}$, and substrate transconductance, $g_{m b}$ :

$$
\left.\left.\left.g_{m} \equiv \frac{\partial i_{D}}{\partial v_{G S}}\right|_{Q} \quad g_{o} \equiv \frac{\partial i_{D}}{\partial v_{D S}}\right|_{Q} \quad g_{m b} \equiv \frac{\partial i_{D}}{\partial v_{B S}}\right|_{Q}
$$

## LEC for MOSFETs in saturation (low f), cont.:

A circuit containing all these elements, i.e. the actual LEC, is:


$$
\begin{gathered}
\mathrm{V}_{\mathrm{bs}} \\
\mathrm{~b} \stackrel{\stackrel{\mathrm{I}_{\mathrm{b}}}{\longrightarrow}}{\longrightarrow}
\end{gathered}
$$

Evaluating the conductances in saturation we find:

$$
\begin{aligned}
& \left.\underline{g_{m} \equiv} \equiv \frac{\partial i_{D}}{\partial v_{G S}}\right|_{Q}=\frac{K}{\alpha}\left[V_{G S}-V_{T}\left(V_{B S}\right)\right]\left[1+\lambda V_{D S}\right] \approx \sqrt{2 K I_{D} / \alpha} \\
& \left.\underline{g_{o}} \equiv \frac{\partial i_{D}}{\partial v_{D S}}\right|_{Q}=\frac{K}{2 \alpha}\left[V_{G S}-V_{T}\left(V_{B S}\right)\right]^{2} \lambda \approx \lambda I_{D} \\
& \left.\underline{g_{m b}} \equiv \frac{\partial i_{D}}{\partial v_{B S}}\right|_{Q}=-\left.\frac{K}{\alpha}\left[V_{G S}-V_{T}\left(V_{B S}\right)\right]\left[1+\lambda V_{D S}\right] \frac{\partial V_{T}}{\partial v_{B S}}\right|_{Q}=\eta g_{m}
\end{aligned}
$$

## LEC for MOSFETs in saturation (high f):

For the high frequency model we linearize and add the charge stores associated with each pair of terminals.
Two, $\mathrm{q}_{\mathrm{SB}}$ and $\mathrm{q}_{\mathrm{DB}}$, are depletion region charge stores associated with the $\mathrm{n}+$ regions of the source
 and drain. They are relatively straightforward compared to $\mathrm{q}_{\mathrm{G}}$, as we will see below. $\mathrm{q}_{\mathrm{SB}}$ and $\mathrm{q}_{\mathrm{DB}}$ contribute two capacitors, $\mathrm{C}_{\mathrm{sb}}$ and $\mathrm{C}_{\mathrm{db}}$, to our LEC.
The gate charge, $q_{G}$, depends in general on $v_{G S}, v_{D S}$, and $v_{G B}$ ( $=\mathrm{v}_{\mathrm{GS}}-\mathrm{v}_{\mathrm{BS}}$ ), but in saturation, $\mathrm{q}_{\mathrm{G}}$ only depends on $\mathrm{v}_{\mathrm{GS}}$ and $v_{G B}$ (i.e. $v_{G S}$ and $v_{B S}$ ) in our model, adding $\mathrm{C}_{\mathrm{gs}}$ and $\mathrm{C}_{\mathrm{gb}}$.
When $\mathrm{v}_{\mathrm{GS}} \geq \mathrm{V}_{\mathrm{T}}$ the drain is ideally decoupled from the gate, but in any real device there is fringing capacitance between the gate electrode and the drain diffusion that we must include as $\mathrm{C}_{\mathrm{gd}}$, a parasitic element.

## LEC for MOSFETs in saturation (high f), cont.:

## Adding all these capacitors to our LEC yields:



We find the following results:
$\left.C_{g s} \equiv \frac{\partial q_{G}}{\partial v_{G S}}\right|_{Q}=\frac{2}{3} W L C_{o x}^{*} \quad C_{g d}=W C_{g d}^{*}, \begin{aligned} & \text { where } C_{g d}^{*} \text { is the G-D fringing and overlap } \\ & \text { capacitance per unit gate length (parasitic) }\end{aligned}$
$C_{s b}, C_{g b}, C_{d b}$ : depletion capacitances

$$
g_{m} \approx \sqrt{2 K I_{D} / \alpha} \quad g_{o} \approx \lambda I_{D} \quad g_{m b}=\eta g_{m}, \text { where } \quad \eta=\gamma / 2 \sqrt{\left|2 \phi_{p}\right|-V_{B S}}
$$

## LEC for MOSFETs in saturation when $\mathrm{v}_{\mathrm{bs}}=0$ :

A very common situation in many circuits is that there is no signal applied between on the base, i.e. $\mathrm{v}_{\mathrm{bs}}=0$ (even though it may be biased relative to the source, $\mathrm{V}_{\mathrm{BS}} \neq 0$ ). In this case the MOSFET LEC simplifies significantly:


The elements that remain retain their original dependences:

$$
g_{m} \approx \sqrt{2 K I_{D} / \alpha} \quad g_{o} \approx \lambda I_{D}
$$

$\left.C_{g s} \equiv \frac{\partial q_{G}}{\partial v_{G S}}\right|_{Q}=\frac{2}{3} W L C_{o x}^{*} \quad C_{g d}=W C_{g d}^{*}, \begin{aligned} & \text { where } C_{g d}^{*} \text { is the G-D fringing and overlap } \\ & \text { capacitance per unit gate length (parasitic) }\end{aligned}$
$C_{d b}$ : depletion capacitance

## LEC for Sub-threshold MOSFETs, $\mathrm{v}_{\mathrm{BS}}=0$ :

Our large signal model for MOSFETs operated in the subthreshold FAR ( $\left.v_{D S} \gg k T / q\right)$ and $v_{B S}=0$, is:


Like a MOSFET in saturation with $\mathrm{v}_{\mathrm{bs}}=0$, the LEC has only two elements, $g_{m}$ and $g_{o}$, but now $g_{m}$ is quite different:

$$
\begin{aligned}
& \left.g_{m} \equiv \frac{\partial i_{D}}{\partial v_{G S}}\right|_{Q}=\frac{q}{n k T} I_{S, s-t}\left(1-\lambda V_{D S}\right) e^{q\left(V_{G S}-V_{t o}\right) / n k T}=\frac{q I_{D}}{n k T} \\
& \left.g_{o} \equiv \frac{\partial i_{D}}{\partial v_{D S}}\right|_{Q}=\lambda I_{S, s-t} e^{q\left(V_{G S}-V_{t o}\right) / n k T} \approx \lambda I_{D} \quad\left(\text { or } \approx \frac{I_{D}}{V_{A}}\right)
\end{aligned}
$$

## LEC for Sub-threshold MOSFETs, $\mathbf{v}_{\mathrm{BS}}=0$, cont.:

The LEC for MOSFETs in sub-threshold FAR ( $v_{\text {DS }} \gg \mathrm{kT} / \mathrm{q}$ ) and $v_{B S}=0$, is:


The charge store $q_{D B}$ is the same as $q_{D B}$ in a MOSFETs operated in strong inversion, but $\mathrm{g}_{\mathrm{G}}$ is not. $g_{G}$ is the gate capacitance in depletion $\left(\mathrm{V}_{\mathrm{FB}}<\mathrm{V}_{\mathrm{GB}}<\mathrm{V}_{\mathrm{T}}\right)$, so it is smaller in sub-threshold.


## LEC for Sub-threshold MOSFETs, $\mathbf{v}_{\mathrm{BS}}=0$, cont.:

Adding the linear capacitors corresponding to the charge stores we have:

$\left.C_{g s} \equiv \frac{\partial q_{G}}{\partial v_{G S}}\right|_{Q}=W L C_{o x}^{*} / \sqrt{1+\frac{2 C_{o x}^{* 2}\left(V_{G S}-V_{F B}\right)}{\varepsilon_{s i} q N_{A}}} \quad \begin{aligned} & \text { * } \begin{array}{l}\text { See Lecture } 9, \text { Slides } 7 \\ \text { and } 8, \text { for } q_{G} \text { and the } \\ \text { derivation of } \mathrm{C}_{\mathrm{gs}}\end{array}\end{aligned}$
$C_{g d}=W C_{g d}^{*}$, where $C_{g d}^{*}$ is the G-D fringing and overlap
$C_{d b}:$ depletion capacitance $\quad g_{m}=\frac{q I_{D}}{n k T} \quad g_{o} \approx \lambda I_{D}$
Notice that as before, $\mathrm{C}_{\mathrm{gd}}$ is zero in our ideal model. It a parasitic that cannot be avoided and must be included because it limits device and circuit performance.

## Comparing the low frequency LECs:

All of our circuit design will be done for operation at "low" frequencies, that is where the charge store capacitances play a negligible role. Thus it is interesting to compare our three transistor LECs when this is true. They all have the same topology, but differ importantly in $g_{i}$ and $g_{m}$ :


| Bias dependences: | BJT | ST MOS | SI MOS |
| :---: | :---: | :---: | :---: |
| $g_{i}:$ | $q I_{C} / \beta_{F} k T$ | 0 | 0 |
| $g_{m}:$ | $q I_{C} / k T$ | $q I_{D} / n k T$ | $\sqrt{2 K I_{D} / \alpha}$ |
| $g_{o}:$ | $\lambda I_{C}$ | $\lambda I_{D}$ | $\lambda I_{D}$ |

ST = sub-threshold
SI = strong inversion

[^0]
## The importance of the bias current:

A very important observation is that all of the elements in the three LECs we compared depend on the bias level of the output current, $\mathrm{I}_{\mathrm{C}}$, in the case of a BJT, or $\mathrm{I}_{\mathrm{D}}$, in the case of a MOSFET:

| Bias dependences: | BJT | ST MOS | SI MOS |
| :---: | :---: | :---: | :---: |
| $g_{i}:$ | $q I_{C} / \beta_{F} k T$ | 0 | 0 |
| $g_{m}:$ | $q I_{C} / k T$ | $q I_{D} / n k T$ | $\sqrt{2 K I_{D} / \alpha}$ |
| $g_{o}:$ | $\lambda I_{C}$ | $\lambda I_{D}$ | $\lambda I_{D}$ |

The bias circuitry is a key part of any linear amplifier. The designer must establish a stable bias point for all the transistors in the amplifier to insure that the gain remains constant and stable.
We will study amplifier design and practice beginning with Lecture 17.
6.012 - Microelectronic Devices and Circuits

## Lecture 13 - Linear Equivalent Circuits - Summary

- Reminder

Exam Two - In ~ 1 wk., Thursday, Nov. 5, 7:30-9:30 p.m.
Sub-Threshold Refs - Lecture 12 slides; Sub-threshold write-up

- Notation

Total $=$ Bias + Signal

$$
\begin{aligned}
i_{A}(t) & =I_{A}+i_{a}(t) \\
v_{A B}(t) & =V_{A B}+v_{a b}(t)
\end{aligned}
$$

Large signal model - Design and analysis of bias conditions Linear equivalent circuits - Signal portion design/analysis

- Small signal models; linear equivalent circuits

Everything depends on the bias point - The value of each element in an LEC depends on the bias point (often the bias current).
Concentrate for now on low frequency LECs - Full spectrum
LECs with capacitors will only be used to find the upper bound on the low frequency range of operation. We won't see them again until Lecture 23.

MIT OpenCourseWare
|http://ocw.mit.edu

### 6.012 Microelectronic Devices and Circuits

Fall 2009

For information about citing these materials or our Terms of Use, visit:|http://ocw.mit.edu/terms.


[^0]:    * We will say more about the significance of these

