6.012 - Microelectronic Devices and Circuits

Lecture 20 - Diff-Amp Anal. I: Metrics, Max. Gain - Outline

Announcements

Announcements - D.P.: No Early effect in large signal analysis; just LECs. Lec. 21 foils useful; Sp 06 DP foils, too (on Stellar) Do PS #10: free points while working on D.P.

• Review - Differential Amplifier Basics

Difference- and common-mode signals: $v_{ID} = v_{IN1} - v_{IN2}$, $v_{IC} = (v_{IN1} + v_{IN2})/2$ **Half-circuits:** half of original with wires shorted or cut (familiar, easy analyses)

• Performance metrics - specific to diff. amps.

Difference- and common-mode gains Common-mode rejection ratio Input and output voltage swings

• Non-linear loads

The limitation of resistive loads: Gain limited by voltage supply **Non-linear loads:** High incremental resistance/small voltage drop

Active loads

Lee load Current mirror load **Differential Amplifiers** - overview of features and properties

Intrinsic advantages and features:

- large difference mode gain
- small common mode gain
- easy to cascade stages; no coupling capacitors
- no emitter/source capacitors in CS/CE stages

Performance metrics:

	difference mode voltage gain, A _{vd}	Today
-	common mode voltage gain, A _{vc}	Today
-	input resistance, R _{in}	∞
-	output resistance, R _{out}	Lec 21
-	common mode input voltage range	Today
-	output voltage swing	Today
-	DC offset on output	Lec 21
-	Power dissipation	Lec 18

Differential Amplifiers - common-mode input range

We have said the output changes very little for common-mode inputs. This is true as long as the v_c doesn't push the transistors out of saturation.

There are a minimum and maxiumum v_c:

 $V_{C, max}$: As v_C increases, v_{DS8} and v_{DS9} decrease until Q_8 and Q_9 are no longer in saturation.

 $V_{C, min}$: As v_C decreases, v_{DS10} decreases until Q_{10} is no longer in saturation.



The node between Q_8/Q_9 and Q_{10} moves up and down with v_c .



as v_{OUT} goes up, the same may happen to Q₁₂ and/or Q₁₆. Clif Fonstad, 11/19/09

Differential Amplifier Analysis -

incremental analysis exploiting symmetry and superposition



Looking at the design problem circuit:

Lesson - Draw the difference and common mode half circuits.



We have reduced the transistor count from 22 to 4, and we see that our complex amplifier is a just cascade of 4 single-transistor stages.

Clif Fonstad, 11/19/09



Lecture 20 - Slide 7

Resistor Loads: cont.

- What are $[I_DR_{SL}]_{max}$, $[I_CR_{SL}]_{max}$, and $[V_{GS} - V_T]_{min}$?

$[I_DR_{SL}]_{max}$, $[I_CR_{SL}]_{max}$:

- [I_DR_{SL}]_{max} and [I_CR_{SL}]_{max} are determined by the desired voltage swing at the output and/or by the commonmode input voltage range.
- The ultimate limit is the power supply.

$[V_{GS} - V_T]_{min}$:

 [V_{GS} - V_T]_{min} is set by how close to threshold the gate can safely be biased before the strong inversion, drift model fails. We will say more about this shortly (Slide 23).



Current Source Loads: Incrementally large resistance Relatively small quiescent voltage drop

- transistors with a DC input voltage, i.e. set up as sources/sinks -





Current Source Loads: the maximum stage gain, cont.

 the similarity in the results for BJT's and MOSFETs operating in strong inversion extends to MOSFETs operating sub-threshold and in velocity saturation, also:



The MOSFET LEC: the same for all.

Maximum voltage gains

 $\begin{aligned} \text{MOSFET sub-threshold:} \quad i_D &= I_{S,s-t} e^{(v_{CS} - V_T)/nV_t}, \quad g_m = \frac{I_D}{nV_t} \\ \left| A_{v,\max} \right| &= \frac{g_m}{g_o + g_{sl}} = \frac{I_D/nV_t}{I_D/V_{A,Q} + I_D/V_{A,SL}} = \frac{V_{A,eff}}{nV_t} \\ \text{MOSFET w. velocity saturation:} \quad i_D &= W \, s_{sat} \, C_{ox}^* \left(v_{GS} - V_T \right), \quad g_m = W \, s_{sat} \, C_{ox}^* = \frac{I_D}{\left(v_{GS} - V_T \right)} \\ \left| A_{v,\max} \right| &= \frac{g_m}{g_o + g_{sl}} = \frac{I_D/(v_{GS} - V_T)}{I_D/V_{A,Q} + I_D/V_{A,SL}} \leq \frac{V_{A,eff}}{\left(v_{GS} - V_T \right)_{\min}} \end{aligned}$

with $V_{A,eff} = \frac{V_{A,Q}V_{A,SL}}{\left[V_{A,Q} + V_{A,SL}\right]}$

Clif Fonstad, 11/19/09

Current Source Loads: Example - biasing a source-coupled pair differential amplifer stage



This is nice...can we do even better? Yes, with active loads. Consider...

Active Loads:

Loads that don't just sit there and look pretty. First example: the <u>current mirror load</u>



Active Loads: The current mirror load, cont.

Large differential-mode gain, small common-mode gain. Also provides high gain conversion from doubleended to single-ended output.

The circuit is no longer symmetrical, so half-circuit techniques can not be applied. The full analysis is found in the course text. We find:

Difference-mode inputs



$$v_{out,d} = \frac{2g_{m3}}{\left(g_{o2} + g_{o4} + g_{el}\right)} v_{id}/2$$

Active Loads: The current mirror load **Common-mode inputs** \mathbf{Q}_2 Q_1 $v_{out,c} = \frac{g_{ob}}{2g_{m2}} v_{ic}$ lc. Q_4 oad Q_3 VOUT Vic BIAS, rob With both inputs: $v_{out} = \frac{2g_{m3}}{(g_{o2} + g_{o4} + g_{o4})} \frac{(v_{in1} - v_{in2})}{2} - \frac{g_{ob}}{2g_{o2}} \frac{(v_{in1} + v_{in2})}{2}$

Note: In D.P. the output goes to the base of two BJTs; $g_{el} \neq 0$ and can be important. Lecture 20 - Slide 15

Clif Fonstad, 11/19/09

What if we want an active load and yet stay differential?

Active Loads - The Lee load

A load for a fullydifferential stage that looks like a large resistance in difference-mode and small resistance in commonmode)

The conventional schematic is drawn here, but the coupling of the load and what is happening is made clearer by redrawing the circuit (next slide.)



Normal format

Active Loads - The Lee load. cont.

Drawn as on the right we see that the load MOSFETs on each side are driven by both outputs. The result is different if the two outputs are equal and opposite (diffmode operation) or if they are equal (common-mode).

The next few slides give the results for each mode.



Drawn to highlight cross-coupling and demonstrate symmetry



The Lee load: analysis for difference-mode inputs, cont LEHC: difference-mode



Clif Fonstad, 11/19/09

Note: In D.P., the outputs go to MOSFET gates so $g_{el} = 0$. Lecture 20 - Slide 19



The Lee load: analysis for common-mode inputs, cont LEHC: common-mode



Clif Fonstad, 11/19/09

Note: In D.P., the outputs go to MOSFET gates so $g_{el} = 0$. Lecture

Lecture 20 - Slide 21

Achieving the maximum gain: Comparing linear resistors, current sources, and active loads

Maximum Gains

MOSFET (SI) Bipolar-like

(BJT and Sub-V_T MOS)

Linear resistor loads

Current source loads



$$\leq \frac{\left[I_C R_{SL}\right]_{\max}}{n V_t}$$
$$\leq \frac{V_{A,eff}}{n V_t}$$

Active loads **Difference mode**

Common mode



Observations:

- Non-linear (current source) loads typically yield much higher gain than linear resistors, i.e. $V_{A,eff} >> [I_D R_{SL}]_{max}$.
- The bias point is not as important to BJT-type stage gain.
- An SI MOSFET should be biased just above threshold for highest gain.
- For active loads what increases A_{vd}, decreases A_{vc}.

Achieving the maximum gain: $(v_{GS}-V_T)_{min} = ?$

For SI-MOSFETs, maximizing the voltage gain (A_v or A_{vd}) requires minimizing (V_{GS} - V_T). What is the limit?





6.012 - Microelectronic Devices and Circuits Lecture 20 - Diff-Amp Analysis I - Summary

- Performance metrics specific to diff. amps.
 Difference- and common-mode gains: A_{vd} = v_{od}/v_{id}, A_{vc} = v_{oc}/v_{ic}
 Common-mode rejection ratio: CMRR = A_{vd}/A_{vc}
 Common-mode input range
- Non-linear loads

Transistors biased in their constant current regions:

MOSFETs in saturation BJTs in their FAR

• Active loads

Current mirror load:

Achieves double- to single-ended conversion without loss of gain Has high resistance for difference-mode signals Has low resistance for common-mode signals

Lee Load:

Maintains differential signals Has high resistance for difference-mode signals Has low resistance for common-mode signals 6.012 Microelectronic Devices and Circuits Fall 2009

For information about citing these materials or our Terms of Use, visit: http://ocw.mit.edu/terms.