6.302 Feedback Systems

Recitation 11: Phase-locked Loops Prof. Joel L. Dawson

Phase-locked loops are a foundational building block for analog circuit design, particularly for communications circuits. They provide a good example system for this class because they are an excellent exercise in physical modeling. In these systems, the key variable is the phase of a sinusoid. As a first step, then we must be precise about what we mean by the phase of a sinusoid. Consider:

$$v(t) = \cos \left[\phi(t)\right]$$

We define the frequency of a sinusoid as the instantaneous rate of change of its phase. That is:

$$\omega = \frac{d\phi}{dt}$$

EXAMPLE: $v(t) = \cos (\omega_0 t + \phi_0)$ PHASE = $\omega_0 t + \phi_0 = \phi(t)$

FREQUENCY =
$$\frac{d\phi(t)}{dt} = \omega_0$$


To be consistent, we write the phase in terms of the frequency:

$$\phi = \int_{-\infty}^{t} \omega(t) dt$$

So to understand phase-locked loops (PLLs) we must make the following conceptual jump...

6.302 Feedback Systems


Recitation 11: Phase-locked Loops Prof. Joel L. Dawson



Notice, if V_e is constant, $\phi - \phi_0$ is constant => $\omega_0 = \omega$

A PLL locks the output of a VCO in frequency and phase to an incoming periodic signal.

PLL PICTURE




VCO is an integrator. Its output frequency is

$$\frac{d\phi_{\rm OUT}}{dt} = k_0 V_c \Longrightarrow \phi_{\rm OUT} = \int_{-\infty}^t k_0 V_c dt$$

Page 2

Now, let's look at how we put together and use PLLs. To start, how does one build a phase detector?

1) ANALOG MULTIPLIER:



After LPF, we lose high-frequency component:

 $V_{02} = \frac{1}{2} V_{IN} V_{OUT} [\cos(\phi_1 - \phi_2)]$


So we get zero out of the phase detector when $\phi_1 - \phi_2 = \pm \pi/2$.

Linearizing about this condition, we would say:

$$\Delta \mathbf{v}_{02} = \pm \underbrace{\frac{\mathbf{V}_{\mathrm{IN}} \mathbf{V}_{\mathrm{OUT}}}{2}}_{\mathbf{k}} \Delta \boldsymbol{\phi}$$

(Notice that the constant k_0 depends on the amplitude of the sinusoids.)


2) DIGITAL XOR GATE





6.302 Feedback Systems Recitation 11: Phase-locked Loops

Prof. Joel L. Dawson



Easiest to analyze in time domain. (Here, assume square wave inputs.)

For our phase detector output, we'll use the average (DC) value of $\rm V_{_{XOR}}$:

$$\overline{\mathbf{V}}_{\mathrm{XOR}} = \frac{1}{T/2} \left[1 \cdot \Delta t + 0 \cdot (T/2 - \Delta t) \right] = 2 \cdot \frac{\Delta t}{T}$$

Now, how do we relate this to phase? Recall that for a sinusoid:

$$\cos(\omega t - \phi) = \cos(2\pi f t - \phi)$$

$$= \cos(\frac{2\pi}{T} t - \phi)$$

$$= \cos(\frac{2\pi}{T} t - \phi)$$


$$= \cos(\frac{2\pi}{T} t - \frac{\phi}{2\pi} \cdot T)$$

$$= \cos(\frac{2\pi}{T} t - \Delta t) = \Delta t = \frac{\phi}{2\pi} \cdot T$$
THUS: $\overline{V}_{XOR} = \frac{2}{2\pi} (\frac{\phi_e}{2\pi} \cdot T) = \frac{\phi_e}{2\pi}$

$$V_{XOR} = \frac{V_{XOR}}{\pi} (\frac{\phi_e}{2\pi} \cdot T) = \frac{\phi_e}{2\pi}$$
Page 4

Prof. Joel L. Dawson

There are many other phase detectors, each with their own strengths and weaknesses. More on these later...



Locks frequency of laser light to a stable reference.

Typical laser cavity dynamics:

$$G(s) = e^{-ST} \underbrace{\frac{\omega_n^2}{s^2 + 2\zeta\omega_n s + \omega_n^2}}_{\text{delay}} \underbrace{\frac{s^2 + 2\zeta\omega_n s + \omega_n^2}{second \text{ order system}}}_{\text{second order system}}$$

C(s)

Typical choices for a controller:

$$= D_0 s$$
$$D_0 s + P_0$$
$$I_0 \frac{1}{s}$$

Returning to a general case, we have $L(s) = \frac{k_0 k_d}{s}$ F(s), where as a designer you usually have some control over the form of F(s). Suppose we choose F(s) = 1, so that L(s) is just $\frac{k_0 k_d}{s}$. What is the steady-state error in response to a constant-frequency input?

$$\cos(\omega_0 t)$$
 \longrightarrow ramp in phase $\longrightarrow \frac{\omega_0}{s^2}$

Page 5


6.302 Feedback Systems

Recitation 11: Phase-locked Loops Prof. Joel L. Dawson

Steady-state error, then, is

$$\begin{split} \lim_{t \to \infty} \phi_e(t) &= \frac{\lim_{s \to \infty} 0 s \left[\frac{\omega_0}{s^2} \cdot \frac{1}{1 + C(s)} \right] \\ &= \frac{\lim_{s \to \infty} 0 \frac{\omega_0}{s} - \frac{1}{1 + \frac{k_0 k_d}{s}} \\ &= \frac{\omega_0}{k_0 k_d} \end{split}$$

= Large $k_0 k_d$ for small phase error. But according to root locus,




Large $k_0 k_d$ also means large bandwidth. If we have a noisy reference, large bandwidth is not a good thing.

We can improve things by being more sophisticated in our choice of F(s):


$$F(s) = \frac{1}{\tau s + 1} \qquad => \quad L(s) = \frac{k}{s(s\tau + 1)}$$

Steady state error is still $-\frac{\omega_0}{k}$, but bandwidth is reduced:



Page 6

Now we've got our improved noise performance, but increasing k will lower our damping ratio:



Put another way, increasing k will lower our phase margin. => we must decide what stability margins are acceptable in our application.

Suppose we decide that a 25% overshoot in the step response is acceptable. Using our chart of 2ns order parameters, we discover that this corresponds to $\zeta = 0.4$ and $M_p = 1.4$. This means we should design for a phase margin of

$$M_{p} \approx \frac{1}{\sin\phi_{m}}$$

 $\phi n \approx \sin^{-1}\left(\frac{1}{m_{p}}\right) \approx 45^{\circ}$

We arrange for this by ensuring that |L| = 1 at the frequency for which $\measuredangle L(s) = -135^{\circ}$. Looking at our Bode Plot, we see that this frequency is just $\omega = 1/\tau$. On the asymptotic magnitude plot, |L(s)| at this frequency is $\frac{k}{1/\tau} = k\tau$. The actual magnitude is $\frac{k\tau}{\sqrt{2}}$.

We therefore choose k using

$$\frac{k\tau}{\sqrt{2}} = 1 \Longrightarrow k = \frac{\sqrt{2}}{\tau}$$